Design through verilog HDL

By:

Padmanabhan, T. R [Author]

Contributor(s):

Sundari, B. Bala Tripura [Author]

Material type: Text

TextPublication details: 2003. New Delhi : Wiley,Description: xii, 455 pISBN:

9780471441489

Subject(s):

DDC classification:

621.392 22 PAD-D

LOC classification:

TK7885.7

IEEE-Wiley eBooks LibrarySummary: Annotation A comprehensive resource on Verilog HDL for beginners and expertsLarge and complicated digital circuits can be incorporated into hardware by using Verilog, a hardware description language (HDL). A designer aspiring to master this versatile language must first become familiar with its constructs, practice their use in real applications, and apply them in combinations in order to be successful. Design Through Verilog HDL affords novices the opportunity to perform all of these tasks, while also offering seasoned professionals a comprehensive resource on this dynamic tool.Describing a design using Verilog is only half the story: writing test-benches, testing a design for all its desired functions, and how identifying and removing the faults remain significant challenges. Design Through Verilog HDL addresses each of these issues concisely and effectively. The authors discuss constructs through illustrative examples that are tested with popular simulation packages, ensuring the subject matter remains practically relevant.Other important topics covered include:PrimitivesGate and Net delaysBuffersCMOS switchesState machine designFurther, the authors focus on illuminating the differences between gate level, data flow, and behavioral styles of Verilog, a critical distinction for designers. The book's final chapters deal with advanced topics such as timescales, parameters and related constructs, queues, and switch level design.Each chapter concludes with exercises that both ensure readers have mastered the present material and stimulate readers to explore avenues of their own choosing. Written and assembled in a paced, logical manner, Design Through Verilog HDL provides professionals, graduate students, and advanced undergraduates with a one-of-a-kind resource.

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Collection	Call number	Status	Date due	Barcode	Item holds
Books	IIITD General Stacks	Electronics and Communication Engineering	621.392 PAD-D (Browse shelf(Opens below))	Available		002065

Total holds: 0

Browsing IIITD shelves, Shelving location: General Stacks, Collection: Electronics and Communication Engineering Close shelf browser (Hides shelf browser)

Previous								Next
Previous	621.392 COH-V VHDL coding styles and methodologies	621.392 GIZ-E Embedded processor-based self-test	621.392 NAV-V VHDL :	621.392 PAD-D Design through verilog HDL	621.392 PAL-V Verilog HDL : a guide to digital design and synthesis	621.392 PAL-V Verilog HDL : a guide to digital design and synthesis	621.392 PAL-V Verilog HDL : a guide to digital design and synthesis	Next

License restrictions may limit access.

Annotation A comprehensive resource on Verilog HDL for beginners and expertsLarge and complicated digital circuits can be incorporated into hardware by using Verilog, a hardware description language (HDL). A designer aspiring to master this versatile language must first become familiar with its constructs, practice their use in real applications, and apply them in combinations in order to be successful. Design Through Verilog HDL affords novices the opportunity to perform all of these tasks, while also offering seasoned professionals a comprehensive resource on this dynamic tool.Describing a design using Verilog is only half the story: writing test-benches, testing a design for all its desired functions, and how identifying and removing the faults remain significant challenges. Design Through Verilog HDL addresses each of these issues concisely and effectively. The authors discuss constructs through illustrative examples that are tested with popular simulation packages, ensuring the subject matter remains practically relevant.Other important topics covered include:PrimitivesGate and Net delaysBuffersCMOS switchesState machine designFurther, the authors focus on illuminating the differences between gate level, data flow, and behavioral styles of Verilog, a critical distinction for designers. The book's final chapters deal with advanced topics such as timescales, parameters and related constructs, queues, and switch level design.Each chapter concludes with exercises that both ensure readers have mastered the present material and stimulate readers to explore avenues of their own choosing. Written and assembled in a paced, logical manner, Design Through Verilog HDL provides professionals, graduate students, and advanced undergraduates with a one-of-a-kind resource.

Scholarly & Professional John Wiley & Sons, Incorporated

There are no comments on this title.

to post a comment.