Completion Detection in Asynchronous Circuits Toward Solution of Clock-Related Design Challenges /
Srivastava, Pallavi.
Completion Detection in Asynchronous Circuits Toward Solution of Clock-Related Design Challenges / [electronic resource] : by Pallavi Srivastava. - 1st ed. 2022. - XV, 119 p. 65 illus., 51 illus. in color. online resource.
Introduction to asynchronous circuit design -- "Preliminary considerations for asynchronous circuit design." -- "Completion detection schemes for asynchronous design style" -- Case Studies: Barrel shifter and binary adders -- "Generic Architecture of deterministic completion detection scheme" -- Architecture optimization using deterministic completion detection" -- Simulations.
This book is intended for designers with experience in traditional (clocked) circuit design, seeking information about asynchronous circuit design, in order to determine if it would be advantageous to adopt asynchronous methodologies in their next design project. The author introduces a generic approach for implementing a deterministic completion detection scheme for asynchronous bundled data circuits that incorporates a data-dependent computational process, taking advantage of the average-case delay. The author validates the architecture using a barrel shifter, as shifting is the basic operation required by all the processors. The generic architecture proposed in this book for a deterministic completion detection scheme for bundled data circuits will facilitate researchers in considering the asynchronous design style for developing digital circuits. Analyzes circuit design techniques in the context of timing constraints; Develops a generic, deterministic completion detection scheme for asynchronous circuits using bundled data protocol; Demonstrates a single-precision, asynchronous bundled data barrel shifter to validate the completion detection scheme.
9783031183973
10.1007/978-3-031-18397-3 doi
Electronic circuits.
Electronic circuit design.
Microprocessors.
Computer architecture.
Electronic Circuits and Systems.
Electronics Design and Verification.
Processor Architectures.
TK7867-7867.5
621.3815
Completion Detection in Asynchronous Circuits Toward Solution of Clock-Related Design Challenges / [electronic resource] : by Pallavi Srivastava. - 1st ed. 2022. - XV, 119 p. 65 illus., 51 illus. in color. online resource.
Introduction to asynchronous circuit design -- "Preliminary considerations for asynchronous circuit design." -- "Completion detection schemes for asynchronous design style" -- Case Studies: Barrel shifter and binary adders -- "Generic Architecture of deterministic completion detection scheme" -- Architecture optimization using deterministic completion detection" -- Simulations.
This book is intended for designers with experience in traditional (clocked) circuit design, seeking information about asynchronous circuit design, in order to determine if it would be advantageous to adopt asynchronous methodologies in their next design project. The author introduces a generic approach for implementing a deterministic completion detection scheme for asynchronous bundled data circuits that incorporates a data-dependent computational process, taking advantage of the average-case delay. The author validates the architecture using a barrel shifter, as shifting is the basic operation required by all the processors. The generic architecture proposed in this book for a deterministic completion detection scheme for bundled data circuits will facilitate researchers in considering the asynchronous design style for developing digital circuits. Analyzes circuit design techniques in the context of timing constraints; Develops a generic, deterministic completion detection scheme for asynchronous circuits using bundled data protocol; Demonstrates a single-precision, asynchronous bundled data barrel shifter to validate the completion detection scheme.
9783031183973
10.1007/978-3-031-18397-3 doi
Electronic circuits.
Electronic circuit design.
Microprocessors.
Computer architecture.
Electronic Circuits and Systems.
Electronics Design and Verification.
Processor Architectures.
TK7867-7867.5
621.3815