Introduction to VLSI design flow
Material type:![Text](/opac-tmpl/lib/famfamfam/BK.png)
- 9781009200813
- 621.395 SAU-I
Item type | Current library | Collection | Call number | Status | Date due | Barcode | Item holds |
---|---|---|---|---|---|---|---|
![]() |
IIITD General Stacks | Electronics and Communication Engineering | 621.395 SAU-I (Browse shelf(Opens below)) | Available | 012807 | ||
![]() |
IIITD General Stacks | Electronics and Communication Engineering | 621.395 SAU-I (Browse shelf(Opens below)) | Available | 012806 | ||
![]() |
IIITD Reference | Electronics and Communication Engineering | REF 621.395 SAU-I (Browse shelf(Opens below)) | Not for loan | 012021 | ||
![]() |
IIITD General Stacks | Electronics and Communication Engineering | 621.395 SAU-I (Browse shelf(Opens below)) | Available | 012020 |
Browsing IIITD shelves, Shelving location: Reference, Collection: Electronics and Communication Engineering Close shelf browser (Hides shelf browser)
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
||
REF 621.395 PAR-V VLSI digital signal processing systems : | REF 621.395 PED-C Circuit design and simulation with VHDL | REF 621.395 RAB-D Digital integrated circuits : a design perspective | REF 621.395 SAU-I Introduction to VLSI design flow | REF 621.395 TAU-F Fundamentals of modern VLSI devices | REF 621.395 WAK-D Digital design : | REF 621.395 WAN-V VLSI test principles and architectures : |
This book includes an index.
Part I. Overview of VLSI Design Flow: Chapter 1. Foundation Chapter 2. Introduction to Integrated Circuits Chapter 3. Pre-RTL Methodologies Chapter 4. RTL to GDS Implementation Flow Chapter 5. Verification Techniques Chapter 6. Testing Techniques Chapter 7. Post-GDS Processes Part II. Logic Design: Chapter 8. Modeling Hardware using Verilog Chapter 9. Simulation-based Verification Chapter 10. RTL Synthesis Chapter 11. Formal Verification, Chapter 12. Logic Optimization Chapter 13. Technology Library Chapter 14. Static Timing Analysis Chapter 15. Constraints Chapter 16. Technology Mapping Chapter 17. Timing-driven Optimizations Chapter 18. Power Analysis Chapter 19. Power-driven Optimizations Part III. Design for Testability (DFT): Chapter 20. Basics of DFT Chapter 21. Scan Design Chapter 22. Automatic Test Pattern Generation (ATPG) Chapter 23. Built-in Self-test (BIST) Part IV. Physical Design: Chapter 24. Basic Concepts for Physical Design Chapter 25. Chip Planning Chapter 26. Placement Chapter 27. Clock Tree Synthesis (CTS) Chapter 28. Routing Chapter 29. Physical Verification and Signoff Chapter 30. Post-silicon Validation.
There are no comments on this title.