000 04268nam a22006615i 4500
001 978-3-031-57543-3
003 DE-He213
005 20240423130335.0
007 cr nn 008mamaa
008 240329s2024 sz | s |||| 0|eng d
020 _a9783031575433
_9978-3-031-57543-3
024 7 _a10.1007/978-3-031-57543-3
_2doi
050 4 _aQA76.9.A25
072 7 _aUR
_2bicssc
072 7 _aUTN
_2bicssc
072 7 _aCOM053000
_2bisacsh
072 7 _aUR
_2thema
072 7 _aUTN
_2thema
082 0 4 _a005.8
_223
100 1 _aWacquez, Romain.
_eauthor.
_4aut
_4http://id.loc.gov/vocabulary/relators/aut
245 1 0 _aConstructive Side-Channel Analysis and Secure Design
_h[electronic resource] :
_b15th International Workshop, COSADE 2024, Gardanne, France, April 9–10, 2024, Proceedings /
_cby Romain Wacquez ; edited by Naofumi Homma.
250 _a1st ed. 2024.
264 1 _aCham :
_bSpringer Nature Switzerland :
_bImprint: Springer,
_c2024.
300 _aX, 282 p. 115 illus., 92 illus. in color.
_bonline resource.
336 _atext
_btxt
_2rdacontent
337 _acomputer
_bc
_2rdamedia
338 _aonline resource
_bcr
_2rdacarrier
347 _atext file
_bPDF
_2rda
490 1 _aLecture Notes in Computer Science,
_x1611-3349 ;
_v14595
505 0 _aAnalyses and Tools -- Characterizing and Modeling Synchronous Clock-Glitch Fault Injection -- On-chip evaluation of voltage drops and fault occurrence induced by Si backside EM injection -- EFFLUX-F2: A high performance hardware security evaluation board -- Attack Methods -- Practical Improvements to Statistical Ineffective Fault Attacks -- CAPABARA: A Combined Attack on CAPA -- Deep-Learning-Based Side-Channel Attacks -- Exploring Multi-Task Learning in the Context of Masked AES Implementations -- The Need for MORE: Unsupervised Side-channel Analysis with Single Network Training and Multi-output Regression -- Towards Private Deep Learning-Based Side-Channel Analysis using Homomorphic Encryption -- PUF/RNG -- Leakage Sources of the ICLooPUF: Analysis of a Side-Channel Protected Oscillator-Based PUF -- Impact of Process Mismatch and Device Aging on SR-Latch Based True Random Number Generators -- Lightweight Leakage-Resilient PRNG from TBCs using Superposition -- Cryptographic Implementations -- The Impact of Hash Primitives and Communication Overhead for Hardware-Accelerated SPHINCS+ -- HaMAYO: A Fault-Tolerant Reconfigurable Hardware Implementation of the MAYO Signature Scheme -- Combining Loop Shuffling and Code Polymorphism for Enhanced AES Side-Channel Security.
520 _aThis book constitutes the refereed proceedings of the 15th International Workshop on Constructive Side-Channel Analysis and Secure Design, COSADE 2024, held in Gardanne, France, during April 9–10, 2024. The 14 full papers included in this book were carefully reviewed and selected from 42 submissions. They were organized in topical sections as follows: Analyses and Tools; Attack Methods; Deep-Learning-Based Side-Channel Attacks; PUF/RNG; and Cryptographic Implementations.
650 0 _aData protection.
650 0 _aComputers
_xLaw and legislation.
650 0 _aInformation technology
_xLaw and legislation.
650 0 _aComputer networks .
650 0 _aComputers, Special purpose.
650 0 _aComputer systems.
650 0 _aMicroprogramming .
650 1 4 _aData and Information Security.
650 2 4 _aLegal Aspects of Computing.
650 2 4 _aComputer Communication Networks.
650 2 4 _aSpecial Purpose and Application-Based Systems.
650 2 4 _aComputer System Implementation.
650 2 4 _aControl Structures and Microprogramming.
700 1 _aHomma, Naofumi.
_eeditor.
_4edt
_4http://id.loc.gov/vocabulary/relators/edt
710 2 _aSpringerLink (Online service)
773 0 _tSpringer Nature eBook
776 0 8 _iPrinted edition:
_z9783031575426
776 0 8 _iPrinted edition:
_z9783031575440
830 0 _aLecture Notes in Computer Science,
_x1611-3349 ;
_v14595
856 4 0 _uhttps://doi.org/10.1007/978-3-031-57543-3
912 _aZDB-2-SCS
912 _aZDB-2-SXCS
912 _aZDB-2-LNC
942 _cSPRINGER
999 _c187542
_d187542