FEEDBACK Smiley face
Normal view MARC view ISBD view

Logic synthesis and verification algorithms

By: Hachtel, Gary D.
Contributor(s): Somenzi, Fabio.
Material type: materialTypeLabelBookPublisher: New York : Springer, c2006Description: xxxii, 564 p. : ill. ; 26 cm.ISBN: 9788181284839.Subject(s): Integrated circuits -- Very large scale integration -- Design -- Data processing | Logic design -- Data processing | Integrated circuits -- Verification | Computer-aided designOnline resources: Publisher description | Table of contents only
Tags from this library: No tags from this library for this title. Add tag(s)
Log in to add tags.
    average rating: 0.0 (0 votes)
Item type Current location Collection Call number Status Date due Barcode Item holds
Books Books IIITD
General Stacks
Electronics and Communication Engineering 621.395 HAC-L (Browse shelf) Available 002498
Total holds: 0

Includes bibliographical references (p. 537-553) and index.

There are no comments for this item.

Log in to your account to post a comment.

© IIIT-Delhi, 2013 | Phone: +91-11-26907510| FAX +91-11-26907405 | E-mail: