Low power networks-on-chip
By: Silvano, Cristina.
Contributor(s): Lajolo, Marcello | Palermo, Gianluca.
Material type:
Contents:
pt. 1. Low-level design techniques -- pt. 2. System-level design techniques -- pt. 3. Future and emerging technologies.
Item type | Current location | Collection | Call number | Status | Date due | Barcode | Item holds |
---|---|---|---|---|---|---|---|
![]() |
IIITD Reference | Computer Science and Engineering | REF 621.38 SIL-L (Browse shelf) | Available | 001439 |
Total holds: 0
Includes index.
pt. 1. Low-level design techniques -- pt. 2. System-level design techniques -- pt. 3. Future and emerging technologies.
There are no comments for this item.