FEEDBACK Smiley face
Normal view MARC view ISBD view

Verilog HDL synthesis : a practical primer

By: Bhasker, J.
Material type: materialTypeLabelBookPublisher: New Delhi: BSP, ©2008Description: 216 p.ISBN: 9788120323667.Subject(s): Logic design--Data processing | Verilog (Computer hardware description language)
Tags from this library: No tags from this library for this title. Add tag(s)
Log in to add tags.
    average rating: 0.0 (0 votes)
Item type Current location Collection Call number Status Date due Barcode Item holds
Books Books IIITD
General Stacks
Electronics and Communication Engineering 621.392 BHA-V (Browse shelf) Available 000657
Books Books IIITD
General Stacks
Electronics and Communication Engineering 621.392 BHA-V (Browse shelf) Checked out 22/10/2019 000658
Books Books IIITD
General Stacks
Electronics and Communication Engineering 621.392 BHA-V (Browse shelf) Checked out 28/10/2019 000659
Books Books IIITD
General Stacks
Electronics and Communication Engineering 621.392 BHA-V (Browse shelf) Checked out 18/10/2019 000660
Books Books IIITD
Reference
Electronics and Communication Engineering REF 621.392 BHA-V (Browse shelf) Not For Loan 000661
Total holds: 0

There are no comments for this item.

Log in to your account to post a comment.

© IIIT-Delhi, 2013 | Phone: +91-11-26907510| FAX +91-11-26907405 | E-mail: library@iiitd.ac.in