FEEDBACK Smiley face
Normal view MARC view ISBD view

Concurrency and Hardware Design [electronic resource] :Advances in Petri Nets /

Contributor(s): Cortadella, Jordi [editor.] | Yakovlev, Alex [editor.] | Rozenberg, Grzegorz [editor.] | SpringerLink (Online service).
Material type: materialTypeLabelBookSeries: Lecture Notes in Computer Science: 2549Publisher: Berlin, Heidelberg : Springer Berlin Heidelberg, 2002.Description: X, 346 p. online resource.Content type: text Media type: computer Carrier type: online resourceISBN: 9783540361909.Subject(s): Computer science | Computer hardware | Computer organization | Software engineering | Computers | Mathematical logic | Computer Science | Software Engineering/Programming and Operating Systems | Computer Hardware | Computer Systems Organization and Communication Networks | Software Engineering | Computation by Abstract Devices | Mathematical Logic and Formal LanguagesOnline resources: Click here to access online
Contents:
Formal Models -- Composing Snippets -- A Programming Approach to the Design of Asynchronous Logic Blocks -- Asynchronous Circuits -- GALA (Globally Asynchronous — Locally Arbitrary) Design -- Synthesis of Reactive Systems: Application to Asynchronous Circuit Design -- Decomposition in Asynchronous Circuit Design -- Embedded System Design -- Functional and Performance Modeling of Concurrency in VCC -- Modeling and Designing Heterogeneous Systems -- Timed Verification and Performance Analysis -- Timed Verification of Asynchronous Circuits -- Performance Analysis of Asynchronous Circuits Using Markov Chains.
In: Springer eBooksSummary: As CMOS semiconductor technology strides towards billions of transistors on a single die new problems arise on the way. They are concerned with the - minishing fabrication process features, which a?ect for example the gate-to-wire delay ratio. They manifest themselves in greater variations of size and operating parameters of devices, which put the overall reliability of systems at risk. And, most of all, they have tremendous impact on design productivity, where the costs of utilizing the growing silicon ‘real estate’ rocket to billions of dollars that have to be spent on design, veri?cation, and testing. All such problems call for new - sign approaches and models for digital systems. Furthermore, new developments in non-CMOS technologies, such as single-electron transistors, rapid single-?- quantum devices, quantum dot cells, molecular devices, etc. , add extra demand for new research in system design methodologies. What kind of models and design methodologies will be required to build systems in all these new technologies? Answering this question, even for each particular type of new technology generation, is not easy, especially because sometimes it is not even clear what kind of elementary devices are feasible there. This problem is of an interdisciplinary nature. It requires an bridges between di?erent scienti?c communities. The bridges must be built very quickly, and be maximally ?exible to accommodate changes taking place in a logarithmic timescale.
Tags from this library: No tags from this library for this title. Add tag(s)
Log in to add tags.
    average rating: 0.0 (0 votes)
No physical items for this record

Formal Models -- Composing Snippets -- A Programming Approach to the Design of Asynchronous Logic Blocks -- Asynchronous Circuits -- GALA (Globally Asynchronous — Locally Arbitrary) Design -- Synthesis of Reactive Systems: Application to Asynchronous Circuit Design -- Decomposition in Asynchronous Circuit Design -- Embedded System Design -- Functional and Performance Modeling of Concurrency in VCC -- Modeling and Designing Heterogeneous Systems -- Timed Verification and Performance Analysis -- Timed Verification of Asynchronous Circuits -- Performance Analysis of Asynchronous Circuits Using Markov Chains.

As CMOS semiconductor technology strides towards billions of transistors on a single die new problems arise on the way. They are concerned with the - minishing fabrication process features, which a?ect for example the gate-to-wire delay ratio. They manifest themselves in greater variations of size and operating parameters of devices, which put the overall reliability of systems at risk. And, most of all, they have tremendous impact on design productivity, where the costs of utilizing the growing silicon ‘real estate’ rocket to billions of dollars that have to be spent on design, veri?cation, and testing. All such problems call for new - sign approaches and models for digital systems. Furthermore, new developments in non-CMOS technologies, such as single-electron transistors, rapid single-?- quantum devices, quantum dot cells, molecular devices, etc. , add extra demand for new research in system design methodologies. What kind of models and design methodologies will be required to build systems in all these new technologies? Answering this question, even for each particular type of new technology generation, is not easy, especially because sometimes it is not even clear what kind of elementary devices are feasible there. This problem is of an interdisciplinary nature. It requires an bridges between di?erent scienti?c communities. The bridges must be built very quickly, and be maximally ?exible to accommodate changes taking place in a logarithmic timescale.

There are no comments for this item.

Log in to your account to post a comment.

© IIIT-Delhi, 2013 | Phone: +91-11-26907510| FAX +91-11-26907405 | E-mail: library@iiitd.ac.in