FEEDBACK Smiley face
Seligman, Erik

Formal verification : an essential toolkit for modern VLSI design by Erik Seligman, Tom Schubert and M. V. Achutha Kiran Kumar - Oxford : Elsevier, ©2015 - xviii, 391 p. ; 23cm.

Included index

9780128007273


Verilog
Electronic circuits testing
Electronic circuits testing
Electronic circuits

621.3815 / SEL-F

© IIIT-Delhi, 2013 | Phone: +91-11-26907510| FAX +91-11-26907405 | E-mail: library@iiitd.ac.in